Part Number Hot Search : 
2SC1654 1N3903 16161A AN3203 130006 F4585 GS816273 60618
Product Description
Full Text Search
 

To Download MAX17079GTL Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  general description the max17079 is a 7-channel logic-level input to high- voltage output level shifter. each channel has two inputs plus a shared enable input. each channel has two outputs, which can be set to five output levels. two outputs are complementary to each other. the five out- put levels are set by five supply rails that are common to all 14 outputs. the five supply rails include a typical tft vcom rail. two upper rails are always greater than vcom, with vh1 always greater than vh2. the two lower rails are always less than vcom, with vl1 always less than vl2. other supply rails are vls (the typical tft avdd sup- ply) and vcc (the logic supply). the max17079 can also be configured as a two-level voltage shifter. when en is low, all 14 outputs connect to vcom, and when en is high, the outputs are determined by their inputs. the logic inputs are driven by the timing con- troller. the output switches are typically 3 with low propagation delays and fast rise times. the max17079 has a minimum dead time to prevent shoot-through cur- rents between supplies. the max17079 has thermal shutdown to protect against overheating, vcc under- voltage lockout (uvlo), and vls uvlo. the max17079 is in a 40-pin, 6mm x 6mm, thin qfn package, with exposed pad and a maximum height of 0.8mm. applications tft lcd tv panels features ? 7-channel logic-level input to high-voltage output level shifter ? complementary outputs in each channel ? vls input range from 10v to 18v ? vcc input range from 2.3v to 3.6v ? 2-level or 4-level operation ? sequential or combinational logic ? 3 output switches ? 5-level output ? short propagation delay (80ns typ) ? fast rise time (30ns typ) ? built-in dead time to prevent shoot-through ? thermal shutdown ? vls and vcc undervoltage lockout max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display ________________________________________________________________ maxim integrated products 1 max17079 thin qfn (6mm x 6mm) top view 35 36 34 33 12 11 13 b1 b2 a3 b3 a4 14 a1 12 vh1 4567 27 28 29 30 26 24 23 22 vh2 vls vcom vl1 vl2 dgnd a2 3 25 37 agnd b7 38 39 40 vcc en ch ep = exposed pad ep a7 b6 a6 st 32 15 ob7 oa1 31 16 17 18 19 20 oa7 oa3 ob3 oa4 ob4 oa5 ob5 oa6 ob6 ob2 oa2 b4 a5 b5 8910 21 ob1 pin configuration ordering information 19-2812; rev 1; 3/10 for pricing, delivery, and ordering information, please contact maxim direct at 1-888-629-4642, or visit maxim? website at www.maxim-ic.com. evaluation kit available part temp range pin- package pkg code MAX17079GTL+ -40c to +105c 40 tqfn-ep* (6mm x 6mm) t4066+5 * ep = exposed paddle. oa1 ob1 oa2 ob2 oa3 ob3 oa4 ob4 oa5 ob5 oa6 ob6 oa7 ob7 a1 b1 a2 b2 a3 b3 a4 b4 a5 b5 a6 b6 a7 b7 vh1 vh2 vcom vl1 vl2 vls agnd en dgnd pan el system vcc ch 10v 7v 6v 5v 2v 15v 3.3v st max17079 simplified operating circuit
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display 2 _______________________________________________________________________________________ absolute maximum ratings electrical characteristics (circuit of figure 1, v vcc = 3.3v, v vls = 15v, v vh1 = 10v, v vh2 = 7v, v vcom = 6v, v vl2 = 5v, v vl1 = 2v, t a = -40 c to +105 c. typical values are at t a = +25 c, unless otherwise noted.) (note 1) stresses beyond those listed under ?bsolute maximum ratings?may cause permanent damage to the device. these are stress rating s only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specificatio ns is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. vcc to agnd...........................................................-0.3v to +7v ax, bx, ch, st, en to agnd....................................-0.3v to +7v dgnd to agnd.....................................................-0.3v to +0.3v vls to dgnd..........................................................-0.3v to +20v vh1, vh2, vl1, vl2, vcom to dgnd ........-0.3v to (v ls + 0.3v) oax, obx to dgnd ..........................(v l1 - 0.3v) to (v h1 + 0.3v) obx, oax rms current.......................................................50ma vh1, vh2, vl1, vl2 rms current.....................................300ma vh2, vl2, vcom, to dgnd.............(vl1 - 0.3v) to (vh1 + 0.3v) continuous power dissipation (t a = +70 c) 40-pin, 6mm x 6mm tqfn (derate 35.7mw/ c above +70 c) .........................2857.1mw operating temperature range .........................-40 c to +105 c junction temperature ......................................................+150 c storage temperature range .............................-65 c to +150 c soldering temperature (soldering, 10s) ..........................+300 c soldering temperature (reflow) .......................................+260 c parameter conditions min typ max units general vcc input voltage range 2.3 3.6 v vcc input undervoltage lockout rising edge, 200mv typical hysteresis 1.8 2.0 2.2 v vls input voltage range 10 18 v vls input undervoltage lockout rising edge, 500mv typical hysteresis 8.0 8.5 9.0 v vh1 input voltage range 4 v vls v vh2 input voltage range 0 v vls - 4 v vl2 input voltage range 0 v vls - 4 v vl1 input voltage range 0 v vls - 4 v vcom input voltage range 4 v vls - 4 v vcc quiescent current 50 a vls quiescent current all channels in state 2 300 a vh1 quiescent current all channels in state 1 or state 3 150 a vh2 quiescent current all channels in state 2 or state 4 - 125 a vl1 quiescent current all channels in state 1 or state 3 -90 a vl2 quiescent current all channels in state 2 or state 4 - 130 a inputs and outputs logic-input low voltage en, ch, st, ax, bx 0.3 x v vcc v logic-input high voltage en, ch, st, ax, bx 0.7 x v vcc v logic-low input current en, ch, st, ax, bx to agnd -1 +1 a logic-high input current vcc to en, ch, st, ax, bx 10.0 16.5 30.0 a vh1 - oax, vh1 - obx on-resistance v vls = 10v, v vh1 = 5v, i (oax, obx) = 20ma 3  vh2 - oax, vh2 - obx on-resistance v vls = 10v, v vh2 = 5v, i (oax, obx) = 20ma 3 
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display _______________________________________________________________________________________ 3 note 1: t a = -40 c specifications are guaranteed by design, not production tested. production test is done at t a = +25? and t a = +85?. parameter conditions min typ max units vl1 - oax, vl1 - obx on-resistance v vls = 10v, v vl1 = 5v, i (oax, obx) = 20ma 3  vl2 - oax, vl2 - obx on-resistance v vls = 10v, v vl2 = 5v, i (oax, obx) = 20ma 3  v vls = 10v, v vh2 = 6v, v vl2 = 4v, i (oax, obx) = 20ma (vh2 to oax) - (vl2 to oax), (vh2 to obx) - (vl2 to obx) -0.5 0 +0.5 on-resistance difference v vls = 10v, v vh1 = 6v, v vl1 = 4v, i (oax, obx) = 20ma (vh1 to oax) - (vl1 to oax), (vh1 to obx) - (vl1 to obx) -1.5 0 +1.5  vcom - oax, vcom - obx on-resistance v vls = 10v, v vcom = 5v, i (oax, obx) = 20ma 15  timing input pulse width t hh , t hl , t lh , t ll , refers to the minimum duration of input for a given state 500 ns en setup time t es -50 +100 ns en falling delay t er 70 200 ns output delay time t d , no load, input to 10% output 80 200 ns output rise time t r , no load, rails of 0v and 18v, measured from 2v to 16v 30 100 ns output fall time t f , no load, rails of 0v and 18v, measured from 16v to 2v 30 100 ns input pulse width t pw , no load, refers to the minimum high or low time of ax or bx 500 ns electrical characteristics (continued) (circuit of figure 1, v vcc = 3.3v, v vls = 15v, v vh1 = 10v, v vh2 = 7v, v vcom = 6v, v vl2 = 5v, v vl1 = 2v, t a = -40 c to +105 c. typical values are at t a = +25 c, unless otherwise noted.) (note 1) ax bx oax obx t d t d t es t hh t hl t lh t f t er t ll t r t pw ax bx oax en timing diagram
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display 4 _______________________________________________________________________________________ typical operating characteristics (circuit of figure 1. v in = 12v , t a = +25 c, unless otherwise noted.) enable propagation delay max17079 toc01 40ns/div en en: 2v/div oa2: 5v/div ob2: 5v/div oa2 ob2 propagation delay (state 1 - state 2) max17079 toc02 20ns/div a2 ob2: 5v/div oa2: 5v/div b2: 5v/div a2: 5v/div oa2 b2 ob2 propagation delay (state 2 - state 3) max17079 toc03 20ns/div a2 ob2: 5v/div oa2: 5v/div b2: 5v/div a2: 5v/div oa2 b2 ob2 propagation delay (state 3 - state 4) max17079 toc04 20ns/div a2 ob2: 5v/div oa2: 5v/div b2: 5v/div a2: 5v/div oa2 b2 ob2 propagation delay (state 4 - state 1) max17079 toc05 20ns/div a2 ob2: 5v/div oa2: 5v/div b2: 5v/div a2: 5v/div oa2 b2 ob2 vcom switch output resistance max17079 toc06 i oa2 (ma) v vcom - v oa2 (v) 30 40 50 60 20 10 0.6 0.4 0.2 0 0.8 1.0 070 state 0 v vcom = 6v vh2 switch output resistance max17079 toc07 i oa2 (ma) v vh2 - v oa2 (mv) 30 40 50 20 10 90 60 30 0 120 150 0 state 2 v vh2 = 7v vh1 switch output resistance max17079 toc08 i oa2 (ma) v vh1 - v oa2 (mv) 30 40 50 20 10 90 60 30 0 120 150 0 state 1 v vh1 = 10v vl1 switch output resistance max17079 toc09 i oa2 (ma) v oa2 - v vl1 (mv) 30 40 50 20 10 90 60 30 0 120 150 0 state 3 v vl1 = 2v
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display _______________________________________________________________________________________ 5 vl2 switch output resistance max17079 toc10 i oa2 (ma) v oa2 - v vl2 (mv) 30 40 50 20 10 90 60 30 0 120 150 0 state 4 v vl2 = 5v 4-level sequential startup max17079 toc11 40 s/div a2 oa2: 5v/div a2: 5v/div b2: 5v/div en: 2v/div oa2 b2 en 4-level combinational startup max17079 toc12 40 s/div a2 oa2: 5v/div a2: 5v/div b2: 5v/div en: 2v/div oa2 b2 en 4-level sequential operation max17079 toc13 40 s/div a2 ob2: 5v/div oa2: 5v/div b2: 5v/div a2: 5v/div oa2 ob2 b2 2-level sequential startup max17079 toc14 40 s/div a2 oa2: 5v/div ob2: 5v/div a2: 5v/div en: 5v/div oa2 ob2 en 2-level combinational startup max17079 toc15 40 s/div a2 oa2: 5v/div ob2: 5v/div a2: 5v/div en: 5v/div oa2 ob2 en vcc quiescent current vs. temperature max17079 toc16 temperature ( c) i vcc ( a) 35 60 85 10 -15 46 44 42 48 50 40 -40 state 1 vls quiescent current vs. temperature max17079 toc17 temperature ( c) i vls (ma) 35 60 85 10 -15 0.30 0.25 0.20 0.15 0.35 0.40 0.10 -40 state 2 state 1 typical operating characteristics (continued) (circuit of figure 1. v in = 12v , t a = +25 c, unless otherwise noted.)
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display 6 _______________________________________________________________________________________ pin description pin name function 1 a1 level shifter logic input 2 b1 level shifter logic input 3 a2 level shifter logic input 4 b2 level shifter logic input 5 a3 level shifter logic input 6 b3 level shifter logic input 7 a4 level shifter logic input 8 b4 level shifter logic input 9 a5 level shifter logic input 10 b5 level shifter logic input 11 a6 level shifter logic input 12 b6 level shifter logic input 13 a7 level shifter logic input 14 b7 level shifter logic input 15 dgnd output supply ground connection 16 vl2 output supply rail. bypass vl2 to dgnd with a 0.1f capacitor. 17 vl1 output supply rail. bypass vl1 to dgnd with a 0.1f capacitor. 18 vcom output supply rail. bypass vcom to dgnd with a 0.1f capacitor. 19 ob7 level shifter output 20 oa7 level shifter output 21 ob6 level shifter output 22 oa6 level shifter output 23 ob5 level shifter output 24 oa5 level shifter output 25 ob4 level shifter output 26 oa4 level shifter output 27 ob3 level shifter output 28 oa3 level shifter output 29 ob2 level shifter output 30 oa2 level shifter output 31 ob1 level shifter output 32 oa1 level shifter output 33 st state/combinational logic select. connect st to vcc for state logic and to dgnd for combinational logic operation. 34 vh1 output supply rail. bypass vh1 to dgnd with a 0.1f capacitor. 35 vh2 output supply rail. bypass vh2 to dgnd with a 0.1f capacitor. 36 vls upper supply rail. bypass vls to dgnd with a 0.1f capacitor. 37 agnd input logic ground connection 38 vcc input logic supply connection. bypass to agnd with a minimum 0.1f capacitor.
detailed description the max17079 is a 7-channel level shifter that converts a 2-bit logic-level input to a five-level high-voltage out- put. the outputs are connected to the four output rails (vh1, vh2, vl1, vl2) through 3 switches and to the fifth rail (vcom) through a 15 switch. the output rails lie between dgnd and the upper supply rail (vls). the max17079 has two modes of operation. when st = vcc, it operates in sequential mode and when st = agnd, it operates in combinational mode. the max17079 can operate in either two-level output or four-level output configuration. in four-level output mode, the output can connect to vh1, vh2, vl2, or vl1, and in two-level output mode, the output can connect to vh2 or vl2. connect ch to agnd for four-level opera- tion and connect ch to vcc for two-level operation. the output supply rail voltages should satisfy the fol- lowing condition at all times: vls vh1 (vh2, vl2, vcom) vl1 the max17079 has built-in dead time to avoid shoot- through current. the propagation delay between input and output is 80ns and the rise time is 30ns. figure 1 is the max17079 typical operating circuit and figure 2 shows the functional diagram. four-level combinational logic connect ch and st to agnd for four-level combina- tional operation. if en is low or vcc is less than uvlo or vls is less than its uvlo, the outputs are in stand- by and the outputs connect to vcom. after en is high or vcc is greater than uvlo and vls is greater than its uvlo, the outputs are ready to respond to logic inputs at ax, bx. if en goes high after a rising or falling edge of ax or bx, the device remains in stand- by state until the next edge comes. all state transitions can be level triggered. the output is determined by the following truth table (table 1). max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display _______________________________________________________________________________________ 7 pin description (continued) pin name function 39 en enable input. all outputs connect to vcom when en is low. 40 ch select input for two level/four level. connect ch to vcc for two-level operation and tie ch to dgnd or leave it unconnected for four-level operation. for two-level operation, power vh2 and vl2 and control the outputs with ax inputs. bx inputs can be left unconnected or be connected to agnd. ep exposed pad. connect the exposed backside pad to agnd and dgnd. high (ax) low (ax) high (bx) oax = vh1 obx = vl1 oax = vl1 obx = vh1 low (bx) oax = vh2 obx = vl2 oax = vl2 obx = vh2 table 1. truth table four-level combinational operation
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display 8 _______________________________________________________________________________________ oa1 ob1 oa2 ob2 oa3 ob3 oa4 ob4 oa5 ob5 oa6 ob6 oa7 ob7 a1 b1 a2 b2 a3 b3 a4 b4 a5 b5 a6 b6 a7 b7 vh1 vh2 vcom vl1 vl2 vls agnd en dgnd panel system vcc ch 10v 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f 0.1 f vcc 7v 6v 5v 2v 15v 3.3v st max17079 figure 1. typical operating circuit
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display _______________________________________________________________________________________ 9 oa1 level shifter level shifter level shifter level shifter level shifter level shifter level shifter ob1 oa2 ob2 oa3 ob3 oa4 ob4 oa5 ob5 oa6 ob6 oa7 ob7 a1 b1 a2 b2 a3 b3 a4 b4 a5 b5 a6 b6 a7 b7 vh1 vh2 vcom vl1 vl2 vls agnd dgnd en vcc ch st logic figure 2. functional diagram
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display 10 ______________________________________________________________________________________ sequential operation connect ch to agnd and st to vcc for four-level sequential operation. if en is low or vcc is less than its uvlo or v vls is less than its uvlo, the outputs are in standby and the outputs connect to vcom. after en is high, vcc exceeds its uvlo and vls exceeds its uvlo, the outputs are ready to respond to logic inputs at ax and bx. in sequential operation, the logic inputs and corresponding output states sequence only in a prede- fined order. in four-level operation, it is only possible to progress from state 1 to state 2 or to standby. the same applies to the other transitions, including from state 4 to state 1. table 2 shows the logic states of the level shifter in a sequential mode of operation. figure 3 shows the sequence of operation. outputs oax and obx always change in the same sequence. two-level operation the max17079 also has a two-level output voltage operation. connect ch to vcc for two-level operation. in two-level operation, the device transitions between two states and the outputs can be connected only to vh2 or vl2 or vcom in standby. other than the start- up condition, there is no way to distinguish between sequential operation and combinational operation. if en is low or vcc is less than its uvlo or vls is less than its uvlo, the outputs are in standby and the outputs connect to vcom. after en is high, vcc is greater than its uvlo and vls is greater than its uvlo, the outputs are ready to respond to logic inputs at ax. connect bx to agnd, as the outputs respond only to the rising and falling edge of ax. the outputs transition from vcom to the specific output only on the rising edge of ax in sequential mode. in combinational mode, the outputs transition from vcom to the specific output on either rising or falling edge of ax. the following truth table (table 3) shows the output states. en ax bx oax obx figure 3. sequential mode operation state ax bx oax obx state 1 h h vh1 vl1 state 2 h l vh2 vl2 state 3 l h vl1 vh1 state 4 l l vl2 vh2 table 2. truth table four-level sequential mode of operation high (ax) oax = vh2, obx = vl2 low (ax) oax = vl2, obx = vh2 table 3. truth table two-level operation x = don? care.
startup the max17079 supply rail voltages should satisfy the startup sequence shown in figure 4. the supply rail voltages should also satisfy the following conditions: vls vh1 (vh2, vl2, vcom) vl1 for proper operation, en should be high only after all the supply rails are on. load characteristics the load has a typical characteristic of large tft lcd panels. during state transitions, a built-in dead time prevents shoot-through current. during dead time as the output is not connected, the output can be affected by the panel load. to avoid voltage spikes during the deadline, 1nf to 4.7nf capacitors can be added at each output. pcb layout guidelines careful pcb layout is important for proper operation. use the following guidelines for good pcb layout: the max17079 has a backside pad to dissipate heat. do not route any trace around or under the backside pad. ensure good decoupling of supply rails and put the bypass capacitor for each power supply very close to the pin. create an analog ground island (agnd) that includes the agnd pin and the vcc bypass capaci- tor to ground. connect agnd to the backside pad directly under the ic. create a power ground plane (dgnd) that includes the dgnd pin, the remaining supply rails bypass capacitor grounds, and output bypass capacitors, if used in the system. connect dgnd to the backside pad directly under the ic. other than the backside connection, avoid connect- ing agnd and dgnd. max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display ______________________________________________________________________________________ 11 vls vh1 vh2 vcom vl2 vl1 vcc en time voltage figure 4. startup sequence chip information process: bicmos package information for the latest package outline information and land patterns, go to www.maxim-ic.com/packages . note that a ?? ?? or ??in the package code indicates rohs status only. package draw- ings may show a different suffix character, but the drawing per- tains to the package regardless of rohs status. package type package code document no. 40 tqfn t4066+5 21-0141
max17079 4-level or 2-level logic to high-voltage level shifter for tft lcd tv display maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a maxim product. no circu it patent licenses are implied. maxim reserves the right to change the circuitry and specifications without notice at any time. 12 ____________________maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 2010 maxim integrated products maxim is a registered trademark of maxim integrated products, inc. revision history revision number revision date description pages changed 0 2/08 initial release 1 3/10 absolute maximum ratings updated 2, 11, 12, 13


▲Up To Search▲   

 
Price & Availability of MAX17079GTL

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X